Abstract
Introduction
The classical stuck-at-0/1 fault model is frequently inadequate for testing CMOS devices, because many CMOS faults such as a bridging or open fault may produce an analog behavior, i.e., the voltage value at a faulty node may stay at an intermediate level between VDD (logic 1) and GND (logic 0) [l] . These faults may not be detected by traditional tests which rely on observing the output logic values of the circuit under test (CUT). Such faults are clearly a barrier to producing high reliable IC's [2] . In this paper we shall refer to these faults as "intermediate faults." IDDQ testing [3] can be used for detecting such faults. However IDDQ testing cannot be executed without the help of some ATEs or built-in current sensors (BICS) [4] . The former cannot achieve high speed testing and has lower sensing resolution because of the influence of large 1 / 0 current. The latter may greatly affect the performance of the CUT [5] unless the BiCMOS [4] or dual power supply technique [SI is used. Also a set of design and test rules should be obeyed during the circuit design stage [7] , hence may reduce the design space of CMOS circuits. The metastability sensors [8] for flip-flop based sequential circuits may be an alternative method for these kinds of faults, because the metastability will also result in intermediate voltages. Unfortunately these designs In this paper, we will present a new design for testability (DFT) technique called built-in intermediate fault testing (BIFT) for these faults. To implement the BIFT idea, three novel circuits, called Built-in Intermediate Voltage Sensors (BIVS's), are proposed in this paper. A dynamic 2-phase programmable logic array (PLA), with an injected realistic bridging fault to produce intermediate voltages, is employed to evaluate these BIVS's. From the H-SPICE simulation, the claim of high detection speed and low performance degradation are validated. This paper is organized as follows. In Section 2, the concept of BIFT is presented. Our BIVSs (BIVS-1, BIVS-2, and BIVS-3) are described in Section 3. The simulation results of these BICSs on the 2-phase dynamic PLA are shown in Section 4. A comparison between these three designs is also given. In Section 5, we discuss the applications of these sensors. Finally conclusions are made in Section 6. The first BIVS is shown in Fig. 1 When the signal being sensed is normal, i.e., it is located in the range of logic 1 or logic 0, either the inverter's input or its output will be in the logic 0 state. Thus the output of the coupled pass-transistors (i.e., V,z) will be pulled-down through one of the transistors. If the signal being sensed is located in the intermediate ranges, both the input and output of the inverter will be in the intermediate state. Then both the coupled pass-transistors will be on and its output will have relatively high voltage. Figure 2 shows the transfer function of this sensor (with the input voltage sweeps from OV to 5V). The curve in the first panel shows the behavior of the linear inverter. The second panel demonstrates the voltage waveform at the output of the coupled pass-transistors (solid l i e ) and the buffer (dash line). These curves show that when the input voltages are located between 1.6V and 3.5V the output of this sensor will give a logic 1 flag.
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Scheme 2 (BIVS-2)
The second BIVS scheme consists of three linear inverters A, B and C, and an output buffer. The output buffer has the same characteristics as that used in the previous scheme. -n When the signal being sensed is logic 1, transistor CP is off, thus Vo3 will approach logic 0. If the signal being sensed is logic 0, then transistor AN is off. Vo1 and Voz will be pulled high and low, respectively. Because transistor CP is on, Vo3 again approaches logic 0. If the signal being sensed is located in the intermediate range, both of the transistors AN and CP are on. Vo1 and Vo2 will be pulled low and pulled high, respectively. Thus Vo3 will be pulled high. Figure 4 shows the transfer function of this sensor. The dash line indicates the voltage waveform at the node Vo3.
The solid line indicates the voltage waveform at the outDut buffer. We can see that the sensing result will -give a logic 1 flag when the input voltages are located between 1.5V and 3.4V. 
Scheme 3 (BIVS-3)
The above two schemes are "concurrent" sensors, i.e., they can detect faults during the normal operation of the CUT. However the static power consumption is 
Performance Evaluation
The Evaluation CUT
A dynamic two-phase PLA, that is shown in Fig. 6 , is used as a CUT. In this PLA both AND plane and OR plane are controlled by two non-overlapped clocks 4 1 and 4 2 . A BIVS is inserted at the end of the ficst bit 
Simulation Results
BIVS-1
The simulation results of BIVS-1 are shown in Fig. 7 . The upper two curves show the input patterns, namely (O,O), (l,O) , (0,l) and (1,l) . The third plot shows the voltage waveform at node 5 under fault free (solid line) and faulty conditions (dash line), respectively. We can find that node 5 functions correctly except for the test pattern (1,O). The voltage value at node 5 during test pattern (0,l) is still in a "correct state" [9] because it is still below the 1.5V level (logic 0). This phenomenon reveals the fact that the bridging faults are pattern dependent faults [2] . The final curve shows the sensing result of the BIVS, which gives logic 1 flag when the test pattern is (1,O) . The detection time is estimated to be 421x1s (from the time when the sensed signal reaches 1.5V to the time the output signal reaches 4.5V).
BIVS-2
The simulation results of BIVS-2 are shown in Fig. 8 . The first two curves represent the input patterns. The third panel shows the waveforms for fault free circuit (dash line) and faulty circuit (solid line), respectively. The bottom panel shows the sensing result of this BIVS. The detection time is about 3.21115.
BIVS-3
The simulation results of BIVS-3 are shown in Fig. 9 . The third panel in Fig. 9 compares the performance of the fault free circuit with faulty condition (dash line) 
Comparisons
Different characteristics of the proposed BIVSs are shown in Table 1 . We can find that BIVS-2 has the largest power consumption but the fastest detection time (3.21ns). BIVS-3 consumes 1/11 power consumption of BIVS-2 and have least performance impact on the CUT. However it also has the largest detection time and largest area overhead (as shown in Fig, 10 ). The design with the largest rise time and fall time delay overhead is BIVS-1. This is because the signal being sensed may pass through the coupled pass-transistors, and thus the RC time constant will be inevitably increased. However it is still well acceptable under the 5OMHz (2011s) system clock. The advantages of BIVS-1 are that its circuit complexity and area overhead are the lowest among these three BIVSs.
-
Placement of BIVSs
Intuitively, the hardware overhead may be large if one BIVS is used for each node of the CUT. However since the BIVS designs are needed only for "non-stuck-at" faults, any defect which cause stuck-at-1 or stuck-at-0 fault should be excluded from consideration when placing BIVSs to a circuit. Also if a node is always "dominated" by other nodes when bridging occurs, i.e., this node will never take on an "intermediate voltage," then this node should also be dropped. On the other hand, a BIVS at a node may be used to detect not only a bridging fault but also a set of bridging faults. Experimental data in [ll] shown that a defect may cause as many as 12 lines to short together in an interconnect-oriented circuits such as a RAM. Thus the BIVSs are not needed to be placed at each interconnection. In fact BIVSs can be "sparsely" placed within a CUT.
In general the BIVS design is more appropriate for circuits that are interconnection dominated, because a high-density interconnection system is prone to arise open faults and bridging faults. Some examples of these circuits are, (1) programmable logic array, (2) bidirectional pass transistor array, (3) busstructured system, (4) RAM/ROM, (5) barrel shifter, and (6) neural type circuits.
When incorporated with the Cross-checktechnology [12] , the area overhead of BIVS is relatively small. The Cross-check technique increases the observability by embedding a test point array onto the CUT. Any (a) BIVS-1, (b) node can be accessed through a sense line. Thus our BIVSs can be a sensor at the sense line receiver. It is shown in [13] that hardware overhead and fault coverage of this technique are compatible with those of full scan designs. Besides it has less performance impact on CUT and requires less test application time.
With the BIVSs, the scan designs, either partial/full scan designs for core logic or IEEE 1149.1 for boundary scan designs can be extended to multivalued (3 valued) scan. That is to say, the intermediate value is possible to be scanned out. Thus all the nonstuck-at faults which results in intermediate values can be detected by scan designs. The metastability of flipflops or latches [14] , and the slow transition faults [2] can also be detected.
Conclusions
A new DFT technique called built-in intermediate fault testing has been proposed in this paper. Three efficient BIVSs including two static (BIVS-1 and and one dynamic (BIVS-3) are proposed to realize this concept. The feature of negligible performance degradation makes this technique be transparent to the circuit designers. These BIVSs can be incorporated with the Cross-check technique to detect any intermediate fault or integrated with the scan design to provide the multivalued scan capability. With this new technique, most potential faults can be detected before they cause malfunction of a circuit and thus a high quality testing can be achieved. One major problems existing for the BIVS technique is the hardware overhead. We have discussed in this paper that this overhead can be reduced by carefully considering the fault effects and circuit layout. Currently we are working toward finding an optimal placement method for BIVSs.
